A configurable zero stall pipelined image processor architecture for FPGAs.
| Autor: | Seidner, D. |
|---|---|
| Zdroj: | 2010 IEEE 26th Convention of Electrical & Electronics Engineers in Israel (IEEEI); 2010, p000411-000415, 5p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|