On-chip test infrastructure design for optimal multi-site testing of system chips.

Autor: Goel, S.K., Marinissen, E.J.
Zdroj: Design, Automation & Test in Europe (9780769522883); 2005, p44-44, 1p
Databáze: Complementary Index
Externí odkaz: