Reticle floorplanning and wafer dicing for multiple project wafers.
Autor: | Meng-Chiou Wu, Rung-Bin Lin |
---|---|
Zdroj: | Sixth international Symposium on Quality Electronic Design (ISQED'05); 2005, p610-615, 6p |
Databáze: | Complementary Index |
Externí odkaz: |