Hardware Realization of the AES Algorithm S-Block Functions in the Current-Mode Gate Technology.
| Autor: | Maslennikow, O., Rajewska, M., Berezowski, R. |
|---|---|
| Zdroj: | 2007 9th International Conference - The Experience of Designing & Applications of CAD Systems in Microelectronics; 2007, p211-217, 7p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|