| Autor: |
Bertels, Koen, Cardoso, João M. P., Vassiliadis, Stamatis, Scholz, Rainer, Buchenrieder, Klaus |
| Zdroj: |
Reconfigurable Computing: Architectures & Applications; 2006, p182-186, 5p |
| Abstrakt: |
In this paper, we present a new kind of reconfigurable soft core processor based on the concept of Explicitly Parallel Instruction Computing (EPIC). The implementation targets a dynamic System-on-a-Chip utilizing Field Programmable Gate Arrays. In contrast to established EPIC cores, the number of functional units is adjusted at run-time and depends only on the available resources of the FPGA. Thus, our EPIC core dynamically trades space versus processing performance. Since we employ only standard functional units, we can use off-the-shelf EPIC compilers for efficient code generation. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
