| Autor: |
Fürtler, Johannes, Rössler, Peter, Brodersen, Jörg, Nachtnebel, Herbert, Mayer, Konrad J., Cadek, Gerhard, Eckel, Christian |
| Předmět: |
|
| Zdroj: |
EURASIP Journal on Embedded Systems; 2007 Special Issue 2, p1-10, 10p, 8 Diagrams, 2 Charts |
| Abstrakt: |
This paper describes the design of a scalable high-performance vision system which is used in the application area of optical print inspection. The system is able to process hundreds of megabytes of image data per second coming from several high-speed/high-resolution cameras. Due to performance requirements, some functionality has been implemented on dedicated hardware based on a field programmable gate array (FPGA), which is coupled to a high-end digital signal processor (DSP). The paper discusses design considerations like partitioning of image processing algorithms between hardware and software. The main chapters focus on functionality implemented on the FPGA, including low-level image processing algorithms (flat-field correction, image pyramid generation, neighborhood operations) and advanced processing units (programmable arithmetic unit, geometry unit). Verification issues for the complex system are also addressed. The paper concludes with a summary of the FPGA resource usage and some performance results. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
Full text from SpringerLink