FPGA hardware acceleration of an improved chaos-based cryptosystem for real-time image encryption and decryption.

Autor: Gafsi, Mohamed, Hajjaji, Mohamed Ali, Malek, Jihene, Mtibaa, Abdellatif
Zdroj: Journal of Ambient Intelligence & Humanized Computing; Jun2023, Vol. 14 Issue 6, p7001-7022, 22p
Abstrakt: This paper introduces a full Xilinx FPGA-Zynq implementation of a robust cryptosystem for real-time image encryption and decryption. Firstly, a strong chaos-based digital pseudo-random number generator is proposed to generate high-quality keys. Secondly, a robust algorithm is suggested to encrypt and decrypt images. The latter ensures the data confusion and diffusion properties. Finally, the hardware architecture of the proposed algorithm is put forward. The algorithm is designed, implemented and validated on a Xilinx FPGA-Zynq evaluation platform using the Vivado/system generator tool. The synthesis results indicate that the proposed hardware cryptosystem operates on a smaller FPGA area and achieves a high frequency of 142.8 MHz with a high throughput of 3408 Mb/s. The architecture is flexible to further performance. Beyond higher performance, the cryptosystem provides high-level security. The information entropy of the encrypted image has achieved an average of 7.9998 which is the most important feature of randomness. The DPRNG is thoroughly evaluated using the NIST 800-22 test suite. The obtained result indicates that the DPRNG provides high-quality random number sequences. As a consequence, the proposed cryptosystem can be used for image encryption and decryption in real-time applications. [ABSTRACT FROM AUTHOR]
Databáze: Complementary Index