Thermal Cycling Test and Simulation of Fan-Out Chip-Last Panel-Level Packaging for Heterogeneous Integration.

Autor: Lau, John H., Cheng-Ta Ko, Chia-Yu Peng, Kai-Ming Yang, Tim Xia, Lin, Puru Bruce, Jean-Jou Chen, Po-Chun Huang, Tzvy-Jang Tseng, Lin, Eagle, Leo Chang, Lin, Curry, Yan-Jun Fan, Hsing-Ning Liu, Lu, Winnie
Předmět:
Zdroj: Journal of Microelectronic & Electronic Packaging; 2021, Vol. 18 Issue 2, p29-39, 11p
Abstrakt: In this study, the reliability of the solder joints of a heterogeneous integration of one large chip (10 × 10 mm) and two smaller chips (735 mm) by a fan-out method with a redistribution layer-first substrate fabricated on a 5153510-mm panel is investigated. Emphasis is placed on the thermal cycling test (25°C D 125°C, 50-min cycle) of the heterogeneous integration package on a printed circuit board (PCB). The thermal cycling test results are plotted into a Weibull distribution. The Weibull slope and characteristic life at median rank are presented. At 90% confidence, the true Weibull slope and the true 10% life interval are also provided. A linear acceleration factor is adopted to map the solder joint reliability at the test condition to the solder joint reliability at an operating condition. The failure location and failure mode of the PCB assembly of the heterogeneous integration package are provided and discussed. A nonlinear, time- and temperature-dependent 3-D finite element simulation is performed for the heterogeneous integration PCB assembly and correlated with the thermal cycling test results. [ABSTRACT FROM AUTHOR]
Databáze: Complementary Index