| Autor: |
Wang, Angie, Rigge, Paul, Izraelevitz, Adam, Markley, Chick, Bachrach, Jonathan, Nikolić, Borivoje |
| Předmět: |
|
| Zdroj: |
DAC: Annual ACM/IEEE Design Automation Conference; 2018, Issue 55, p51-60, 6p |
| Abstrakt: |
Designers translate DSP algorithms into application-specific hardware via primitives composed in various ways for different architectural realizations. Despite sharing underlying algorithms and hardware constructs, designs are often difficult to reuse, leading to redeveloping/reverifying conceptually similar instances. Hardware generators are attractive solutions for effectively balancing fine-grained control of implementation details with simple, retargetable hardware descriptions. This work presents ACED, a hardware library for generating DSP systems. It extends the Chisel hardware construction language and FIRRTL compiler and operates on three principles: zero-cost abstraction, unobtrusive downstream optimization/specialization promoting generator reusability, and unified, portable systems modeling and verification. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
