| Autor: |
Lupo, Nicola, Bartolini, Michele, Pulici, Paolo, Colli, Stefano, Nessi, Maurizio, Bonizzoni, Edoardo |
| Zdroj: |
IEEE Transactions on Circuits & Systems. Part II: Express Briefs; Sep2021, Vol. 68 Issue 9, p3138-3142, 5p |
| Abstrakt: |
This brief presents a detailed analysis on DAC-based current drivers implemented with bipolar technology. In many power applications, the need of speed and driving capability leads to the choice of bipolar transistors as driving elements, but such devices can suffer linearity issues in high accuracy applications. A method of discussion for such architectures is introduced, and the related analytical model provides a fast estimation of the linearity performances, favoring the choice of a convenient block floor-planning and an effective scrambling strategy. The theoretical computations are, then, compared with transistor level simulations results and, finally, validated by measurements, carried out on a circuit implementation manufactured in a 130-nm BiCMOS technology. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
