| Autor: |
Sung, Po-Jung, Chang, Shu-Wei, Kao, Kuo-Hsing, Wu, Chien-Ting, Su, Chun-Jung, Cho, Ta-Chun, Hsueh, Fu-Kuo, Lee, Wen-Hsi, Lee, Yao-Jen, Chao, Tien-Sheng |
| Předmět: |
|
| Zdroj: |
IEEE Transactions on Electron Devices; Sep2020, Vol. 67 Issue 9, p3504-3509, 6p |
| Abstrakt: |
In this study, conventional CMOS and complementary field-effect transistor (CFET) inverters based on a vertically stacked-nanosheet (NS) structure were fabricated. The NS below 8-nm channel layer thickness (TSi) was obtained by dry etching and wet etching processes. The channel thickness is controlled by dry etching, and the channel width was shrunk down by wet etching. Compared to single nanowire field-effect transistors (NSFETs), stacked NSFETs exhibit higher ON-current performance. For the CMOS inverter, the voltage transfer characteristics (VTCs) could be matched much better by adjusting the channel widths and layers for N-channel MOSFET (NFET) and P-channel MOSFET (PFET), respectively. For the CFET inverter, layout areas could be reduced and requires less number of lithographic and ion implantation steps contrary to the CMOS inverter. However, we observe that the VTCs of the CFET inverters still show asymmetric behavior due to the difficulties of adjustment in NS layers and systematic behavior of threshold voltages for NFETs/PFETs. This work experimentally demonstrates the CMOS and CFET inverters on the vertically stacked NS structure, which is promising for system-on-panel (SoP) and 3-D-ICs applications. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
