| Autor: |
Cabodi, G., Camurati, P. E., Palena, M., Pasini, P., Vendraminetto, D. |
| Předmět: |
|
| Zdroj: |
IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems; Feb2019, Vol. 38 Issue 2, p380-384, 5p |
| Abstrakt: |
We address the problem of reducing the size of Craig’s interpolants used in SAT-based model checking. Craig’s interpolants are AND-OR circuits, generated by post-processing refutation proofs of SAT solvers. Being highly redundant, their compaction is typically tackled by reducing the proof graph and/or by exploiting standard logic synthesis techniques. In this paper, we propose a set of ad-hoc logic synthesis functions that, revisiting known logic synthesis approaches, specifically address speed and scalability. Though general and not restricted to interpolants, these techniques target the main sources of redundancy in combinational circuits. This paper includes an experimental evaluation, showing the benefits of the proposed techniques, on a set of benchmark interpolants arising from hardware model checking problems. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
