| Autor: |
DIENER, MATTHIAS, CRUZ, EDUARDO H. M., ALVES, MARCO A. Z., NAVAUX, PHILIPPE O. A., KOREN, ISRAEL |
| Předmět: |
|
| Zdroj: |
ACM Computing Surveys; Feb2017, Vol. 49 Issue 4, p64:1-64:38, 38p, 5 Diagrams, 3 Charts, 1 Graph |
| Abstrakt: |
Shared memory architectures have recently experienced a large increase in thread-level parallelism, leading to complex memory hierarchies with multiple cache memory levels and memory controllers. These new designs created a Non-Uniform Memory Access (NUMA) behavior, where the performance and energy consumption of memory accesses depend on the place where the data is located in the memory hierarchy. Accesses to local caches or memory controllers are generally more efficient than accesses to remote ones. A common way to improve the locality and balance of memory accesses is to determine the mapping of threads to cores and data to memory controllers based on the affinity between threads and data. Such mapping techniques can operate at different hardware and software levels, which impacts their complexity, applicability, and the resulting performance and energy consumption gains. In this article, we introduce a taxonomy to classify different mapping mechanisms and provide a comprehensive overview of existing solutions. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
