Parallel two step random walk algorithm to analyze VLSI power grid networks.
| Autor: | Dash, Satyabrata, Bangera, Vivek, Kumar, Vinay B. Y., Trivedi, Gaurav, Patkar, Sachin B. |
|---|---|
| Zdroj: | 2015 19th International Symposium on VLSI Design & Test; 2015, p1-2, 2p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|