Sectional meander microstrip delay line: interconnection modelling.
Autor: | Gurskas, Antanas, Krukonis, Audrius, Urbanavicius, Vytautas |
---|---|
Zdroj: | 2015 Open Conference of Electrical, Electronic & Information Sciences (eStream); 2015, p1-5, 5p |
Databáze: | Complementary Index |
Externí odkaz: |