A New Approach to Model the Effect of Topology on Testing Using Boundary Scan.

Autor: Fotovatikhah, Farnaz, Naraghi, Bahareh, Tavakoli, Fatemeh, Ghadiry, Mahdiar
Zdroj: Journal of Electronic Testing; Jun2015, Vol. 31 Issue 3, p301-310, 10p
Abstrakt: In this paper, a new analytical approach is presented to study the effect of commonly used topologies on the energy consumption and delay of on chip network (NOC) testing using IEEE 1149.1 standard. Here, first we model the energy of each module in JTAG standard, and then using test access port (TAP) controller state diagram and test algorithm, the totoal energy based on each topology is calculated. In addition, the number of clocks is calculated and together with the propagation delay of basic gates, the test time is modelled and calculated. Using the results we can choose the least energy-consuming and fastet topology in terms of testing. The modelling is verified using FPGA implementation. [ABSTRACT FROM AUTHOR]
Databáze: Complementary Index
Externí odkaz: