Performance analysis of a FPGA based novel binary and DBNS multiplier.
| Autor: | Saha, Amrita, Mukherjee, Manideepa, Datta, Debanjana, Saha, Sangita, Sinha, Amitabha |
|---|---|
| Zdroj: | ACM SIGARCH Computer Architecture News; May2013, Vol. 41 Issue 2, p9-16, 8p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|