An algorithm for Via minimization in two layer channel routing of VLSI design.
| Autor: | Das, Subrata, Barua, Leena, Choudhury, Nikumani, Khan, Ajoy Kr |
|---|---|
| Zdroj: | 2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV); 2015, p125-129, 5p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|