Low power multiplier architectures using vedic mathematics in 45nm technology for high speed computing.
| Autor: | Tripathy, Suryasnata, Omprakash, L B, Mandal, Sushanta K., Patro, B S |
|---|---|
| Zdroj: | 2015 International Conference on Communication, Information & Computing Technology (ICCICT); 2015, p1-6, 6p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|