A 1.4-pJ/b, power-scalable 16×12-Gb/s source-synchronous I/O with DFE receiver in 32nm SOI CMOS technology.
Autor: | Dickson, Timothy O., Liu, Yong, Rylov, Sergey V., Agrawal, Ankur, Kim, Seongwon, Hsieh, Ping-Hsuan, Bulzacchelli, John F., Ferriss, Mark, Ainspan, Herschel, Rylyakov, Alexander, Parker, Benjamin D., Baks, Christian, Shan, Lei, Kwark, Young, Tierno, Jose, Friedman, Daniel J. |
---|---|
Zdroj: | Proceedings of the IEEE 2014 Custom Integrated Circuits Conference; 2014, p1-4, 4p |
Databáze: | Complementary Index |
Externí odkaz: |