Logic testing of bridging faults in CMOS integrated circuits.
Autor: | Chess, Brian, Larrabee, Tracy |
---|---|
Zdroj: | IEEE Transactions on Computers. Mar98, Vol. 47 Issue 3, p338. 8p. 10 Diagrams, 5 Charts. |
Databáze: | Business Source Ultimate |
Externí odkaz: |