The Optimization of a DRAM CMOS Row Decoder Circuit.
| Autor: | Ozaki, Hideyuki1, Miyamoto, Hiroshi2, Yamagata, Tadato2, Hidaka, Hideto2 |
|---|---|
| Zdroj: | Electronics & Communications in Japan, Part 2: Electronics. Mar1990, Vol. 73 Issue 3, p1-9. 9p. |
| Databáze: | Academic Search Ultimate |
| Externí odkaz: |
|