FPGA Implementation of Pipeline Split-Radix(SRFFT) IFFT/FFT
| Autor: | Guo-Hua Zeng, 曾國華 |
|---|---|
| Rok vydání: | 2005 |
| Druh dokumentu: | 學位論文 ; thesis |
| Popis: | 93 Orthogonal Frequency Division Multiplixing (OFDM) modulation makes use of a longer symbol duration with a guard interval to reduce frequency selective fading and inter symbol interference (ISI). Multipath transmission results in frequency selective fading. In OFDM, subchannel signals with narrow frequency bandwidth will suffer amplitude attenuation only; therefore, much simpler frequency equalizers are enough to compensate the amplitude distortion, which greatly reduces the receiver complexity. In OFDM, the transmitter needs to calculate the IFFT of the input signal to generate the baseband (complex-valued) signals; and the receiver needs to calculate the FFT. If the IDFT/DFT is calculated directly, it will waste the computation resources; thus, the application of the IFFT/FFT is necessary. One of the key techniques in the OFDM system is the IFFT/FFT. The purpose of this thesis is to design an efficient OFDM IFFT/FFT processor for the system. The calculation speed, number of multipliers, gate count, write, read and latency are taken into account in design. The pipeline structure used in this design involves the real-time process of the four-path input and cascade-delay-commutator. To get the optimum realization of the factor： ( ) in the IFFT calculation, we propose to use the adaptive shift dividing concept. |
| Databáze: | Networked Digital Library of Theses & Dissertations |
| Externí odkaz: |
|