Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders
| Autor: | Thomas Morf, Roy D. Cideciyan, Simeon Furrer, Marcel Kossel, Pier Andrea Francese, Hazar Yueksel, Giovanni Cherubini, Matthias Braendli, Lukas Kull, Danny Luu, Thomas Toifl, Andreas Burg, Christian Menolfi |
|---|---|
| Rok vydání: | 2018 |
| Předmět: |
Computer science
intersymbol interference 02 engineering and technology Viterbi algorithm Pseudorandom binary sequence symbols.namesake cmos 0202 electrical engineering electronic engineering information engineering Electronic engineering ieee 8023bj decision-feedback Electrical and Electronic Engineering Trellis modulation state sequence estimation per-survivor decision feedback algorithm ieee 8023bs 020208 electrical & electronic engineering Detector viterbi detector signals 020206 networking & telecommunications Chip four-dimensional tcm decoder set partitioning Intersymbol interference CMOS 5-pam symbols 4-pam Decoding methods |
| Zdroj: | IEEE Transactions on Circuits and Systems I: Regular Papers. 65:3529-3542 |
| ISSN: | 1558-0806 1549-8328 |
| DOI: | 10.1109/tcsi.2018.2803735 |
| Popis: | The implementation of a 25.6-Gb/s four-level pulse-amplitude-modulation (4-PAM) reduced-state sliding-block Viterbi detector (VD) is presented. The power consumption of the VD is 105mW at a supply voltage of 0.7 V, corresponding to an energy efficiency of 4.1 pJ/b. A data rate of 30.4 Gb/s is achieved with an energy efficiency of 5.3 pJ/b at a supply voltage of 0.8 V. The VD, implemented in an experimental chip fabricated in 14-nm CMOS FINFET, exploits set-partitioning principles and embedded per-survivor decision feedback to reduce implementation complexity and power consumption. The active area of the VD with 12 slices, each operating at one-eighth of the modulation rate, is $0.507\times0.717$ mm2. Experimental results showing system performance are obtained by using a (215–1)-bit pseudo-random binary sequence. The impact of the synchronization length and survivor path memory length on the detector design and system performance are shown. A new pipelined reduced-state sequence detector algorithm is presented for high-speed implementations. A novel speculative symbol timing recovery scheme is proposed. New simulation results are obtained to compare the performance of the Reed–Solomon (RS)-encoded 4-PAM scheme with that of the concatenated RS 4-D 5-PAM trellis-coded-modulation (TCM) scheme over an ideal band-limited additive-white-Gaussian-noise channel. Drawing on the results achieved for the VD, novel design techniques for a high-speed low-complexity eight-state 4-D 5-PAM TCM decoder is proposed. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|