Banshee
| Autor: | Christopher J. Hughes, Xiangyao Yu, Srinivas Devadas, Nadathur Satish, Onur Mutlu |
|---|---|
| Rok vydání: | 2017 |
| Předmět: |
FOS: Computer and information sciences
010302 applied physics Hardware_MEMORYSTRUCTURES business.industry Computer science Translation lookaside buffer Pipeline burst cache Memory bandwidth 02 engineering and technology 01 natural sciences CAS latency 020202 computer hardware & architecture Universal memory Hardware Architecture (cs.AR) 0103 physical sciences 0202 electrical engineering electronic engineering information engineering Memory rank Cache Static random-access memory Computer Science - Hardware Architecture business Page table Cache algorithms Computer hardware Dram |
| Zdroj: | MICRO MIT web domain |
| DOI: | 10.1145/3123939.3124555 |
| Popis: | Putting the DRAM on the same package with a processor enables several times higher memory bandwidth than conventional off-package DRAM. Yet, the latency of in-package DRAM is not appreciably lower than that of off-package DRAM. A promising use of in-package DRAM is as a large cache. Unfortunately, most previous DRAM cache designs mainly optimize for hit latency and do not consider off-chip bandwidth efficiency as a first-class design constraint. Hence, as we show in this paper, these designs are suboptimal for use with in-package DRAM. We propose a new DRAM cache design, Banshee, that optimizes for both in- and off-package DRAM bandwidth efficiency without degrading access latency. The key ideas are to eliminate the in-package DRAM bandwidth overheads due to costly tag accesses through virtual memory mechanism and to incorporate a bandwidth-aware frequency-based replacement policy that is biased to reduce unnecessary traffic to off-package DRAM. Our extensive evaluation shows that Banshee provides significant performance improvement and traffic reduction over state-of-the-art latency-optimized DRAM cache designs. Comment: 12 pages |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|