Development of an inkjet-enabled adaptive planarization process

Autor: Douglas J. Resnick, Shrawan Singhal, Michelle M. Grigas, Sidlgata V. Sreenivasan, Niyaz Khusnatdinov
Rok vydání: 2017
Předmět:
Zdroj: Photomask Technology.
DOI: 10.1117/12.2280311
Popis: Nanoimprint lithography manufacturing utilizes a patterning technology that involves the field-by-field deposition and exposure of a low viscosity resist deposited by jetting technology onto the substrate. The patterned mask is lowered into the fluid which then quickly flows into the relief patterns in the mask by capillary action. Following this filling step, the resist is crosslinked under UV radiation, and then the mask is removed, leaving a patterned resist on the substrate. The technology faithfully reproduces patterns with a higher resolution and greater uniformity compared to those produced by photolithography equipment. Throughputs of 80 wph have been demonstrated, and mix and match overlay of 3.7nm 3 sigma has been achieved. The technology has already been successfully applied as a demonstration to the fabrication of advanced NAND Flash memory devices. A similar approach can also be applied however to remove topography on an existing wafer, thereby creating a planar surface on which to pattern. In this paper, a novel adaptive planarization process is presented that addresses the problems associated with planarization of varying pattern densities, even in the presence of pre-existing substrate topography. The process is called Inkjet-enabled Adaptive Planarization (IAP). The IAP process uses an inverse optimization scheme, built around a validated fluid mechanics-based forward model that takes the pre-existing substrate topography and pattern layout as inputs. It then generates an inkjet drop pattern with a material distribution that is correlated with the desired planarization film profile. This allows a contiguous film to be formed with the desired thickness variation to cater to the topography and any parasitic signatures caused by the pattern layout. In this work, it was demonstrated that planarization efficiencies of up to 99.5% could be achieved, thereby reducing an initial ~100nm wafer topography down to as little as 0.6nm.
Databáze: OpenAIRE