Verification and revision of the power-down mode for hierarchical analog circuits
| Autor: | Helmut Graeb, Maximilian Neuner |
|---|---|
| Rok vydání: | 2020 |
| Předmět: |
Analogue electronics
Computer science Computation 020208 electrical & electronic engineering Mode (statistics) Differential amplifier 02 engineering and technology Contrast (music) Input impedance 020202 computer hardware & architecture Power (physics) Hardware and Architecture Hardware_INTEGRATEDCIRCUITS 0202 electrical engineering electronic engineering information engineering Electronic engineering Electrical and Electronic Engineering Software Voltage |
| Zdroj: | Integration. 73:1-9 |
| ISSN: | 0167-9260 |
| DOI: | 10.1016/j.vlsi.2020.02.009 |
| Popis: | Specialized power-down circuitry can switch off an analog circuit when not required for system operation. When interconnecting sub-circuits with power-down functionality, new design errors, i.e. short-circuit paths, floating nodes and asymmetrical voltages at matched structures, may emerge in the power-down mode of the resulting hierarchical circuit. This paper presents a new method for the verification of the power-down mode of hierarchical analog circuits. In contrast to flat verification approaches, intermediate results are reused during computation. The obtained verification results can be used to revise and correct detected errors. Experimental results for a high input impedance differential amplifier are given. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Full Text from ScienceDirect