| Autor: |
Stachulat, Jan, Schliecker, Simon, Ivers, Matthias, Ernst, Rolf |
| Jazyk: |
angličtina |
| Rok vydání: |
2007 |
| Předmět: |
|
| DOI: |
10.4230/oasics.wcet.2005.813 |
| Popis: |
Predicting timing behavior is key to efficient embedded real-time system design and verification. Current approaches to determine end-to-end latencies in parallel heterogeneous architectures focus on performance analysis either on task or system level. Especially memory accesses, basic operations of embedded application, cannot be accurately captured on a single level alone: While task level methods simplify system behavior, system level methods simplify task behavior. Both perspectives lead to overly pessimistic estimations. To tackle these complex interactions we integrate task and system level analysis. Each analysis level is provided with the necessary data to allow precise computations, while adequate abstraction prevents high time complexity. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
