Efficient Approaches to Design Full Adder Using Domino Logic Technique

Autor: null M. Surekha, null V. HariKrishna, null B. MadhuSudhan Reddy, null G.Tejaswini, null I.Rajasekhar, null K.Divya
Rok vydání: 2023
Předmět:
Zdroj: international journal of engineering technology and management sciences. 7:283-288
ISSN: 2581-4621
DOI: 10.46647/ijetms.2023.v07i02.033
Popis: Static CMOS and Domino CMOS Circuits are significantly used in high performance VLSI system. Designing a circuit with low power, high speed performance is one of the challenging aspects. In modern VLSI systems area efficient devices are utmost popular because most of the devices are becoming portable. This paper proposes One- bit full adder circuit is designed using CMOS based on mirror logic and Domino CMOS also designed based on same logic with LTSPICE at 180nm technology with 1.8V supply. This method provides better power and delay.
Databáze: OpenAIRE