Recent Advances in Search for Suitable High-k/Metal Gate Solutions to Replace SiON/Poly-Silicon Gate Stacks in CMOS Devices for 45nm and Beyond Technologies
| Autor: | Vijay Narayanan, Wang Yingan, Vamsi Paruchuri, Nestor A. Bojarczuk, Stephen L. Brown, Supratik Guha, Eduard A. Cartier, Barry Linder |
|---|---|
| Rok vydání: | 2007 |
| Předmět: | |
| Zdroj: | ECS Transactions. 6:287-294 |
| ISSN: | 1938-6737 1938-5862 |
| DOI: | 10.1149/1.2727412 |
| Popis: | The criterion for a suitable high-K dielectric/metal gate stack for replacing SiON/Poly-Si stacks in conventional CMOS devices are i) Equivalent oxide thickness (EOT) of {less than or equal to} 1.1 nm, ii) Electron and hole mobilities that are comparable to conventional stacks, and iii) Near Band-Edge (BE) threshold voltages for both nFET and pFET devices. Aggressive scaling and competitive mobilities have been demonstrated using HfO2/metal gate stacks [1] through optimization of interfacial layer composition, choice of suitable metal electrodes and deposition processes, and high thermal budgets that are compatible with conventional FET fabrication. A suitable NFET BE solution compatible with gate first process flow achieved by inserting capping layers containing gp. IIA (e.g., Mg) & gp. IIIB (e.g., La) elements into proven high mobility mid-gap HfO2/TiN gate stacks thereby moving the effective work function (EWF) to nFET BE [2,3]. On the pFET front, the challenge remains that elements with high bulk workfunction exhibit Vt instability as well as inherent scaling limitations after high temperature processing that is required in a gate first process flow. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|