A Novel CNTFET-based Ternary Full Adder
Autor: | Peiman Keshavarzian, Rahil Sarikhani |
---|---|
Rok vydání: | 2013 |
Předmět: |
Adder
Computer science Applied Mathematics Transistor Electronic circuit simulation law.invention Carbon nanotube field-effect transistor law Signal Processing Hardware_INTEGRATEDCIRCUITS Electronic engineering Serial binary adder Hardware_ARITHMETICANDLOGICSTRUCTURES Ternary operation Hardware_LOGICDESIGN Electronic circuit Voltage |
Zdroj: | Circuits, Systems, and Signal Processing. 33:665-679 |
ISSN: | 1531-5878 0278-081X |
Popis: | The Full Adder is one of the most important and basic units of mathematic circuits that is the basic structure of many complex systems. Moreover, serial and serial-parallel mathematic processes can be carried out faster and more operative error-detection and error-correction codes can be employed in ternary logic implementations. In this work, we presented a new high-performance Ternary Full Adder (TFA) based on Carbon Nanotube Field-Effect Transistor (CNTFET) technology. The proposed design is well-matched with the Carbon Nanotube Field-effect Transistor knowledge and ternary logic value. The presented structure reduces the delay of the Ternary Full Adder and has high driving capability. The proposed Ternary Full Adder is simulated at varying supply voltages and temperatures using different frequencies by the Synopsys HSPICE circuit simulator. Simulation results determine improvement in terms of delay and Power-Delay Product (PDP) in comparison with the state-of-the-art designs. Simulations show that the proposed Ternary Full Adder cell shows approximately more than 53 % improvement in PDP compared to its counterparts. |
Databáze: | OpenAIRE |
Externí odkaz: |