Integrated layout based Monte-Carlo simulation for design arc optimization
| Autor: | Lars W. Liebmann, Lei Zhuang, Dongbing Shao, Robert C. Wong, Larry Clevenger, James A. Culp |
|---|---|
| Rok vydání: | 2016 |
| Předmět: |
Design rule checking
business.industry Computer science Generalization Monte Carlo method Process (computing) 02 engineering and technology 021001 nanoscience & nanotechnology 01 natural sciences 010309 optics Set (abstract data type) Semiconductor Computer engineering 0103 physical sciences Line (geometry) Microelectronics Wafer 0210 nano-technology business Word (computer architecture) |
| Zdroj: | SPIE Proceedings. |
| ISSN: | 0277-786X |
| Popis: | Design rules are created considering a wafer fail mechanism with the relevant design levels under various design cases, and the values are set to cover the worst scenario. Because of the simplification and generalization, design rule hinders, rather than helps, dense device scaling. As an example, SRAM designs always need extensive ground rule waivers. Furthermore, dense design also often involves "design arc", a collection of design rules, the sum of which equals critical pitch defined by technology. In design arc, a single rule change can lead to chain reaction of other rule violations. In this talk we present a methodology using Layout Based Monte-Carlo Simulation (LBMCS) with integrated multiple ground rule checks. We apply this methodology on SRAM word line contact, and the result is a layout that has balanced wafer fail risks based on Process Assumptions (PAs). This work was performed at the IBM Microelectronics Div, Semiconductor Research and Development Center, Hopewell Junction, NY 12533 |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|