| Autor: |
Widianto, Yotsuyanagi, Hiroyuki, Ono, Akira, Takagi, Masao, Hashizume, Masaki |
| Zdroj: |
2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International; 1/ 1/2011, p1-5, 5p |
| Abstrakt: |
In this paper, a built-in test circuit is proposed to detect open defects that occur at interconnects between dies inside 3D ICs. An inverter gate is used in the test circuit as an open sensor. Open defects are detected by means of supply current of the inverter gate flowing when an AC voltage signal is provided to targeted interconnects as a stimulus. The interconnect at which an open defect occurs can be located with the test circuit. Feasibility of tests with the test circuit is examined by circuit simulation. The results promise us that open defects can be detected and also defective interconnects can be located with the test circuit. [ABSTRACT FROM PUBLISHER] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
