| Autor: |
Schmit, Herman, Cadambi, Srihari, Moe, Matthew, Goldstein, Seth |
| Zdroj: |
Journal of VLSI Signal Processing for Signal, Image & Video Technology; Mar2000, Vol. 24 Issue 2/3, p129-146, 18p |
| Abstrakt: |
While reconfigurable computing promises to deliver incomparable performance, it is still a marginal technology due to the high cost of developing and upgrading applications. Hardware virtualization can be used to significantly reduce both these costs. In this paper we describe the benefits of hardware virtualization, and show how it can be achieved using the technique of pipeline reconfiguration. The result is PipeRench, an architecture that supports robust compilation and provides forward compatibility. Our preliminary performance analysis on PipeRench predicts that it will outperform commercial FPGAs and DSPs in both overall performance and in performance normalized for silicon area over a broad range of problem sizes. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
Full text from SpringerLink