| Autor: |
Fürtler, Johannes, Mayer, Konrad J., Eckel, Christian, Brodersen, Jörg, Nachtnebel, Herbert, Cadek, Gerhard |
| Předmět: |
|
| Zdroj: |
EURASIP Journal on Embedded Systems; 2007 Special Issue 2, p1-8, 8p, 1 Color Photograph, 6 Diagrams, 3 Charts |
| Abstrakt: |
Among many constraints applicable for embedded visions systems in industrial applications, desired processing performance is a determining factor of system costs. For technically and economically successful solutions, it is essential to match algorithms and architecture. High-end field programmable gate arrays open the perspective to vision systems on a programmable chip, leading to reduced size and higher performance. The architecture proposed in our previous publications in 2004 and 2006 is based on reusable building blocks. This paper continues with a particular building block for backward warping and interpolation of arbitrary shaped image regions, which can be used for many image processing tasks, including image statistics, projections, and template matching. The architecture is discussed and a typical application for template matching is presented. The suggested unit serves as universal basis for high-level image processing implemented on programmable chips, which enables a new generation of integrated high performance embedded vision systems maintaining reasonable system costs due to design reuse of basic units. [ABSTRACT FROM AUTHOR] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
Full text from SpringerLink