Binary Adder, Subtractor and Parity Checker Based on Optical Logic Gates.
| Autor: | Fan, Shunyao1 (AUTHOR) shunyao.fan@uconn.edu, Dutta, Niloy K.1 (AUTHOR) |
|---|---|
| Zdroj: | International Journal of High Speed Electronics & Systems. Jun-Sep2024, Vol. 33 Issue 2/3, p1-12. 12p. |
| Databáze: | Business Source Ultimate |
| Externí odkaz: |
|