Výsledky vyhledávání - "off-chip DRAM"

TDV Cache: Organizing Off-Chip DRAM Cache of NVMM from a Fusion Perspective

Autor: Haiyang Pan, Yuhang Liu, Tianyue Lu, Mingyu Chen

Publikováno v: ICCD

Emerging Non-Volatile Memory (NVM) provides both larger memory capacity and higher energy efficiency, but has much longer access latency than traditional DRAM, thus DRAM can be used as an efficient cache to hide the long latency of Non-Volatile Main

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::6bf10cd4349c08c7897fac6765dca734
https://doi.org/10.1109/iccd.2017.19

Zobrazit plný text záznamu

Conference

Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.

Dissertation/ Thesis

Systematic design methods for efficient off-chip DRAM access

Autor: Bayliss, Samuel

Typical design flows for digital hardware take, as their input, an abstract description of computation and data transfer between logical memories. No existing commercial high-level synthesis tool demonstrates the ability to map logical memory inferre

Externí odkaz: http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.572305

Zobrazit plný text záznamu

Systematic Design Methods for Efficient Off-Chip DRAM Access

Autor: Bayliss, Samuel

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::2d9e127914ec22fd3d9189dc6d40e7c9

Zobrazit plný text záznamu

Akademický článek

Optimization of Communication Schemes for DMA-Controlled Accelerators

Autor: Jooho Wang, Sungkyung Park, Chester Sungchung Park

Publikováno v: IEEE Access, Vol 9, Pp 139228-139247 (2021)

The hardware accelerator controlled by direct memory access (DMA) is greatly influenced by the communication bandwidth from/to DRAM through on-chip buses. This paper proposes a novel performance estimation algorithm to optimize the communication sche

Externí odkaz: https://doaj.org/article/000826b2d60a4f9cb8ac3ea7a21e497f

Zobrazit plný text záznamu