Zobrazeno 1 - 10
of 30
pro vyhledávání: '"array scalarization"'
Autor:
Preeti Ranjan Panda, Gummidipudi Krishnaiah, Sreenivas Subramoney, Namita Sharma, Arun Kumar Pilania, Ashok Jagannathan
Publikováno v:
ASP-DAC
Parallelism across loop iterations present in behavioral specifications can typically be exposed and optimized using well known techniques such as Loop Unrolling. However, since behavioral arrays are usually mapped to memories (SRAM) during synthesis
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Publikováno v:
Conférence francophone d'informatique en Parallélisme, Architecture et Système (COMPAS'22)
Conférence francophone d'informatique en Parallélisme, Architecture et Système (COMPAS'22), Jul 2022, Amiens, France
[Research Report] RR-9437, Institut National de Recherche en Informatique et en Automatique (INRIA). 2021, pp.14
Conférence francophone d'informatique en Parallélisme, Architecture et Système (COMPAS'22), Jul 2022, Amiens, France
[Research Report] RR-9437, Institut National de Recherche en Informatique et en Automatique (INRIA). 2021, pp.14
Memory accesses are a well known bottleneck whose impact might be mitigated by using properly the memory hierarchy until registers. In this paper, we address array scalarization, a technique to turn temporary arrays into a collection of scalar variab
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=dedup_wf_001::00c78040a912ceb30b43aa2d79ecb67d
https://inria.hal.science/hal-03862223
https://inria.hal.science/hal-03862223
Publikováno v:
Software: Practice & Experience; Dec2022, Vol. 52 Issue 12, p2727-2758, 32p
Publikováno v:
Journal of Atmospheric & Oceanic Technology. Dec2013, Vol. 30 Issue 12, p2896-2906. 11p.
Autor:
Song, Yonghong1 yonghong.song@sun.com, Wang, Cheng2 wangc@cs.purdue.edu, Li, Zhiyuan2 li@cs.purdue.edu
Publikováno v:
International Journal of Parallel Programming. Feb2005, Vol. 33 Issue 1, p1-33. 33p.
Publikováno v:
IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems; May2019, Vol. 38 Issue 5, p898-911, 14p
Autor:
Franchetti, Franz, Low, Tze Meng, Popovici, Doru Thom, Veras, Richard M., Spampinato, Daniele G., Johnson, Jeremy R., Puschel, Markus, Hoe, James C., Moura, Jose M. F.
Publikováno v:
Proceedings of the IEEE; Nov2018, Vol. 106 Issue 11, p1935-1968, 34p
Publikováno v:
Concurrency & Computation: Practice & Experience; 9/10/2017, Vol. 29 Issue 17, pn/a-N.PAG, 11p
Autor:
Kee, Hojin, Mhaske, Swapnil, Uliana, David, Arnesen, Adam, Petersen, Newton, Riche, Taylor L., Blasig, Dustyn, Ly, Tai
Publikováno v:
2014 IEEE Global Conference on Signal & Information Processing (GlobalSIP); 2014, p45-49, 5p