Zobrazeno 1 - 2
of 2
pro vyhledávání: '"Xu, Ceyu"'
Autor:
Xu, Ceyu, Wu, Yongji, Yang, Xinyu, Chen, Beidi, Lentz, Matthew, Zhuo, Danyang, Wills, Lisa Wu
As the parameter size of large language models (LLMs) continues to expand, the need for a large memory footprint and high communication bandwidth have become significant bottlenecks for the training and inference of LLMs. To mitigate these bottleneck
Externí odkaz:
http://arxiv.org/abs/2407.00467
Autor:
Fang, Wenji, Lu, Yao, Liu, Shang, Zhang, Qijun, Xu, Ceyu, Wills, Lisa Wu, Zhang, Hongce, Xie, Zhiyao
In modern VLSI design flow, the register-transfer level (RTL) stage is a critical point, where designers define precise design behavior with hardware description languages (HDLs) like Verilog. Since the RTL design is in the format of HDL code, the st
Externí odkaz:
http://arxiv.org/abs/2311.08441