Zobrazeno 1 - 1
of 1
pro vyhledávání: '"Wooryeol Kim"'
Publikováno v:
IEEE Transactions on Circuits and Systems I: Regular Papers. 68:2876-2889
This paper presents a new time-based pipelined analog-to-digital converter (ADC) with multiplying-DAC (MDAC) stages capable of robust $2 \times $ residue amplification by subtracting two pulse widths. First, the input voltage is converted into two ti