A median peak detecting analog signal processor for hard disk drive servo.

Autor: Nagaraj, K., Lewis, S.H., Walden, R.W., Offord, G.E., Shariatdoust, R.S., Sabnis, J.A., Peruzzi, R.O., Barner, J.R., Plany, J., Mento, R.P., Rakshani, V.A., Hull, R.W.

Publikováno v: IEEE Journal of Solid-State Circuits; 1995, Vol. 30 Issue 4, p461-470, 10p

A GSM 2+ conversion signal processor for continuous full-duplex EDGE/GPRS applications.

Autor: Walden, R.W., Khoini-Poorfard, R., Fetterman, H.S., Hearn, T., Jeffery, R.M., Liu, P., Lukoff, A., Mangahas, M., Martin, D.G., Mena, J.G., Webb, A.L.

Publikováno v: 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177); 2001, p350-464, 3p

An ANSI standard ISDN transceiver chip set.

Autor: Khorramabadi, H., Agazzi, O.E., Koh, T., Haider, S.S., Anidjar, J., Cassiday, D.R., Daubert, S.J., Gerveshi, C.M., Kumar, S.P., Lalumia, M., Ollo, S., Peterson, T.R., Price, D.L., Tracy, P.H., Walden, R.W., Wilson, G.A., Dwarakanath, M.R., Kumar, J., Shaw, R.F., Wilson, R.A.

Publikováno v: IEEE International Solid-State Circuits Conference, 1989 ISSCC Digest of Technical Papers; 1989, p256-257, 2p

Algorithms and architecture of a VLSI signal processor for ANSI standard ISDN transceiver.

Autor: Koh, T., Agazzi, O.E., Haider, S.S., Walden, R.W., Cassiday, D.R., Wilson, G.A., Lalumia, T.M., Gervershi, C.M., Dwarakanath, M.R., Kumar, J., Crochiere, R.E., Shaw, R.F., Wilson, R.A., McDonald, W.R., Gottfried, N.L., Ramesh, N.S., Heisakanen, M.L., Blake, R.B.

Publikováno v: International Conference on Acoustics, Speech & Signal Processing; 1989, p2468-2468, 1p

Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.