Zobrazeno 1 - 10
of 16
pro vyhledávání: '"W. Heimsch"'
Publikováno v:
IEEE Journal on Selected Areas in Communications. 12:900-908
The paper presents a possible integrated system concept for a direct sequence spread spectrum CDMA radio access system suitable for third-generation mobile radio. The system has been conceived to take account of such diverse services as low bit rate
Publikováno v:
IEEE Journal of Solid-State Circuits. 25:48-54
A 2 K*8-b, ECL 100 K compatible BiCMOS SRAM with 3.8-ns (-4.5 V, 60 degrees ) address access time is described. The precisely controlled bit-line voltage swing (60 mV), a current sensing method, and optimized ECL decoding circuits permit a reliable a
Publikováno v:
IEEE International Solid-State Circuits Conference.
Merged CMOS/bipolar logic (MCSL) is introduced and applied to a BiCMOS ripple adder. the adder shows bipolar performance without additional circuits for level conversion at the input. In contrast to a pure bipolar solution, the area and power are red
Publikováno v:
1991., IEEE International Sympoisum on Circuits and Systems.
A concept for a BiCMOS implementation of a reduced-instruction-set-computer (RISC) microprocessor CPU is proposed. It is based on a CMOS implementation without architectural changes to maintain software compatibility. The circuit paths are analyzed a
Autor:
W. Heimsch, R. Krebs
Publikováno v:
Integrierte Digitale Schaltungen MOS/BICMOS ISBN: 9783540544746
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::ef14f06136e7de2402d7ec96522b5063
https://doi.org/10.1007/978-3-662-22037-5_4
https://doi.org/10.1007/978-3-662-22037-5_4
Publikováno v:
Le Journal de Physique Colloques. 49:C4-287
In this work the reliability of a BiCMOS NOR Gate is investigated. A design centering program is used to dimension the width of the MOS transistors in order to make the circuit utmost insensible to current efficiency fluctuations caused by process pa
Publikováno v:
IEEE Journal of Solid-State Circuits. 24:1307-1311
A merged CMOS/bipolar current switch logic (MCSL) is presented. CMOS/ECL level conversion and logical operation are realized simultaneously. This circuit technique allows a supply voltage reduction to 3.3 V. A carry delay time of 150 ps/bit for a 4-b
Publikováno v:
ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.
In this work the driveability of CMOS and BICMOS NOR decoders are investigated. An optimization procedure is used to find out the ideal dimension of the transistors in order to get maximum circuit speed. The BICMOS version shows higher speed even at
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.