Zobrazeno 1 - 10
of 72
pro vyhledávání: '"V. Dudek"'
Schottky diodes designed with negative breakdown voltages of up to 400 V are used in applications like power supplies, motor drives, battery charging and server/data centers. GaAs is an ideal choice for such devices. Due to its high electron mobiliti
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::d0084037d0f6562c9ac48758dcc6fbef
https://publica.fraunhofer.de/handle/publica/442296
https://publica.fraunhofer.de/handle/publica/442296
Publikováno v:
2021 International Semiconductor Conference (CAS).
The demands on modern electronics are constantly increasing. In the field of power electronics, the semiconductor material gallium arsenide (GaAs) is gaining more and more popularity. In this work, a first GaAs PIN Diode for 900 V operation is under
Autor:
Steven C. Witczak, Jeremiah J. Horner, James S. Hack, Norman P. Goldstein, Paul V. Dudek, Brainton U. Song, Scott R. Messenger, Glen E. Macejik, Thomas J. Knight
Publikováno v:
2020 20th European Conference on Radiation and Its Effects on Components and Systems (RADECS).
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Qing-Tai Zhao, M. Wiemer, V. Dudek, Sven Zimmermann, H. Höhnemann, Siegfried Prof. Dr. Mantl, Thomas Gessner, C. Kaufmann
Publikováno v:
Microelectronic Engineering. 84:2537-2541
The material CoSi"2 is preferred for the fabrication of buried silicide films between silicon device layer and buried oxide of SOI substrates for BICMOS integrations. Such an application needs excellent quality of the interface between the silicide a
Autor:
V. Dudek, Thomas Gessner, Qing-Tai Zhao, Siegfried Prof. Dr. Mantl, Sven Zimmermann, M. Wiemer, C. Kaufmann, H. Höhnemann
Publikováno v:
Microelectronic Engineering. 83:2112-2116
The fabrication of a new silicon on silicide on insulator (SSOI) substrate for the integration of bipolar and CMOS devices on the same wafer is demonstrated. This structure includes a 500nm thick buried oxide (BOX) and a 90nm patterned cobalt disilic
Publikováno v:
IEEE Transactions on Device and Materials Reliability. 6:377-385
This paper discusses the impact of the back-gate bias on the on-state drain breakdown voltage of high-voltage silicon-on-insulator (SOI) MOSFETs. This is mandatory in order to understand the physical mechanisms behind the limitations of the safe oper
Autor:
Sven Zimmermann, C. Kaufmann, H. Höhnemann, Qing-Tai Zhao, V. Dudek, B. Trui, Siegfried Prof. Dr. Mantl, Maik Wiemer, H. L. Bay
Publikováno v:
Semiconductor Science and Technology. 21:157-161
A silicon-on-metal-on-insulator substrate, consisting of a top Si layer, a buried CoSi2 layer and a buried SiO2 layer on a Si (1 0 0) substrate was formed using Co silicidation, wafer bonding and wafer splitting. It is shown that the buried silicide
Fabrication and characterization of buried silicide layers on SOI substrates for BICMOS-applications
Autor:
C. Kaufmann, Qing-Tai Zhao, Siegfried Prof. Dr. Mantl, V. Dudek, Sven Zimmermann, T. Gessner, Maik Wiemer, B. Trui
Publikováno v:
Microelectronic Engineering. 82:454-459
The successful fabrication of a silicon on metal on insulator (SOMI) substrate with a structured buried silicide layer for BICMOS applications is shown in this paper. The cobalt silicide is used as the buried silicide layer in the SOMI substrate beca
Publikováno v:
IEEE Transactions on Electron Devices. 52:1649-1655
This paper discusses for the first time the impact of the back-gate bias on lateral DMOS (LDMOS) transistors on silicon-on-insulator (SOI) substrates. An analytical model that takes the back-gate bias and the device parameters into account is present