Zobrazeno 1 - 10
of 18
pro vyhledávání: '"U. Vollenbruch"'
Autor:
Zdravko Boos, T. Mayer, Robert Weigel, Y. Liu, Yangjian Chen, Linus Maurer, Christian Wicpalek, U. Vollenbruch
Publikováno v:
2008 IEEE Radio and Wireless Symposium.
This paper presents a new phase detector in an all digital phase locked loop which converts the phase difference between one reference clock edge and one divided oscillator edge into a digital word. This digital word can be converted into a digital r
Autor:
Y. Liu, Christian Wicpalek, U. Vollenbruch, Z. Boos, Robert Weigel, Yangjian Chen, Linus Maurer
Publikováno v:
2007 European Microwave Integrated Circuit Conference.
This paper presents a new structure of pulse shrinking time-to-digital converter (TDC) with 20 ps resolution which is implemented in Infineon 0.13 mum CMOS technology. The new interpolating multi-stage TDC with feedback loop and high speed counter ac
Publikováno v:
2007 IEEE/MTT-S International Microwave Symposium.
A frequency discriminator in all-digital phase locked loops (ADPLLs) for RF-synthesis has to fulfill several tough requirements. The most important requirements are the in-band phase noise performance and knowledge about offset frequencies of the spu
Publikováno v:
2006 European Conference on Wireless Technologies.
A key issue in pushing the digitization of phase locked loops (PLLs) for RF transmitters is the realization of proper phase/frequency detectors in the digital domain. This paper presents a simulative analysis of the properties for and requirements of
Publikováno v:
2006 European Microwave Conference.
The first CMOS based fully digitally controlled oscillator suitable for GSM/EDGE and UMTS transmitter is presented. Drawing an extremely low current in order to achieve the phase noise performance sufficient for both communication systems it is highl
Publikováno v:
IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.
Fully digital phase locked loops (PLLs) for wideband phase modulation set tough requirements on the digitally controlled oscillator (DCO). The frequency step size should be small while the linear tuning range should be very large. To find a solution
Publikováno v:
2006 IEEE MTT-S International Microwave Symposium Digest.
A key issue in proceeding the digitization of Phase-Locked Loops (PLLs) is the realization of proper phase detectors in the digital domain. This paper presents simulative analysis of the properties and requirements for Time-to-Digital Converters (TDC
Publikováno v:
Scopus-Elsevier
ISCAS
ISCAS
In almost every wireless RF application, a phase locked loop (PLL) is required. Digital signal processing especially for PLLs in CMOS technology is increasingly used instead of conventional analog processing to improve reliability, to reduce power co
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_dedup___::5645e956c8a83797fb3018e4d25a6395
http://www.scopus.com/inward/record.url?eid=2-s2.0-34548828269&partnerID=MN8TOARS
http://www.scopus.com/inward/record.url?eid=2-s2.0-34548828269&partnerID=MN8TOARS
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.