Výsledky vyhledávání - "Tomoaki Tsumura"

Isolation-Safe Speculative Access Control for Hardware Transactional Memory

Autor: Masahiro Goshima, Masaki Hayashi, Ryota Shioya, Tomoki Tajimi, Yuki Futamase, Tomoaki Tsumura

Publikováno v: ICECS

On shared-memory systems such as multi-core processors, lock-based mechanisms have been used in parallel programs to exclude conflicting accesses on shared variables. Transactional memory (TM) is a new paradigm to arbitrate conflicting accesses and i

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::f7ed5ca5a4ddff6d614ca21510c98f4d
https://doi.org/10.1109/icecs.2018.8618020

Zobrazit plný text záznamu

An Analysis and a Solution of False Conflicts for Hardware Transactional Memory

Autor: Masaki Hayashi, Ryota Shioya, Tomoki Tajimi, Masahiro Goshima, Yuki Futamase, Tomoaki Tsumura

Publikováno v: ICECS

Transactional memory is a promising paradigm for shared-memory parallel programming model. On TMs, transactions are executed speculatively in parallel as long as any access conflict is not detected. On general hardware transactional memories (HTMs),

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::c97d4931d036b7f11e8d4693a7cef98c
https://doi.org/10.1109/icecs.2018.8617977

Zobrazit plný text záznamu

MORPHOLOGICAL CHANGES OF THE RIVER MOUTH SAND BAR AT THE KUMANO RIVER

Autor: Masaaki Hashimoto, Jun Kaneto, Tomokazu Hirosawa, Tomoaki Tsumura, Takahiro Nakatsuji, Makoto Nakamichi, Junya Yamamoto

Publikováno v: Journal of Japan Society of Civil Engineers, Ser. B2 (Coastal Engineering). 77:I_523-I_528

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::e95685fe3539e622975861aa9805189c
https://doi.org/10.2208/kaigan.77.2_i_523

Zobrazit plný text záznamu

A Waiting Mechanism with Conflict Prediction on Hardware Transactional Memory

Autor: Tomoaki Tsumura, Maya Tabuchi, Ryohei Yamada, Keisuke Mashita

Publikováno v: IEICE Transactions on Information and Systems. :2860-2870

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::20681b556db3bbf3020881b152cdd530
https://doi.org/10.1587/transinf.2016pap0006

Zobrazit plný text záznamu

Efficient Computational Scheduling of Box and Gaussian FIR Filtering for CPU Microarchitecture

Autor: Yoshihiro Maeda, Norishige Fukushima, Yuki Kawasaki, Masahiro Nakamura, Kenjiro Sugimoto, Sei-ichiro Kamata, Tomoaki Tsumura

Publikováno v: APSIPA

In this paper, we propose efficient computational scheduling of box and Gaussian filtering. These filters are fundamental tools and used for various applications. The computational order of the naive implementations of these FIR filters are $O(r^{2})

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::b7fc9d71c27f9b57159ca44f769b8c4b
https://doi.org/10.23919/apsipa.2018.8659674

Zobrazit plný text záznamu

Initial study of a phase-aware scheduling for hardware transactional memory

Autor: Anju Hirota, Tomoaki Tsumura, Ryota Shioya, Masahiro Goshima, Tomoki Tajimi

Publikováno v: PACRIM

Transactional memory is a promising paradigm for shared memory parallel programming model. Effective transaction scheduling is very important for transactional memory systems, and a substantial body of work has been conducted. We have proposed a tran

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_dedup___::24757a9d196caf5c68508440a496fef4
https://doi.org/10.1109/pacrim.2017.8121912

Zobrazit plný text záznamu

A Concurrency Control in Hardware Transactional Memory Considering Execution Path Variation

Autor: Keisuke Mashita, Tomoaki Tsumura, Anju Hirota

Publikováno v: CANDAR

Lock-based thread synchronization techniques have been commonly used in parallel programming on multi-core processors. However, lock can cause deadlocks and poor scalabilites, and Transactional Memory (TM) has been proposed and studied for lock-free

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::b52a48408f661f709d4e49ea2699aca3
https://doi.org/10.1109/candar.2016.0026

Zobrazit plný text záznamu

Initial Study of Reconfigurable Neural Network Accelerators

Autor: Satoshi Shindo, Hiroki Honda, Tomoaki Tsumura, Momoka Ohba, Hayato Yamaki, Shinobu Miwa

Publikováno v: CANDAR

Neural networks or NNs are widely used for many machine learning applications such as image processing and speech recognition. Since general-purpose processors such as CPUs and GPUs are energy inefficient for computing NNs, application-specific hardw

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::00c0f81bb41ba96f408bcd5fd55da27b
https://doi.org/10.1109/candar.2016.0128

Zobrazit plný text záznamu

Exclusive control for compound operations on hardware transactional memory

Autor: Tomoaki Tsumura, Anju Hirota, Keisuke Mashita

Publikováno v: NORCAS

Transactional memory (TM) is a lock-free synchronization mechanism for shared memory systems, and it is a promising paradigm for complementing or replacing conventional lock-based techniques. On TM, read-after-read (RaR) accesses cause no conflict an

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::5a89b7289647c0e18b3f56dd4e52b465
https://doi.org/10.1109/norchip.2016.7792919

Zobrazit plný text záznamu

Evaluation of Task Mapping on Multicore Neural Network Accelerators

Autor: Satoshi Shindo, Momoka Ohba, Shinobu Miwa, Tomoaki Tsumura

Publikováno v: CANDAR

Deep neural networks are widely used for many applications such as image classification, speech recognition and natural language processing because of their high recognition rate. Since general-purpose processors such as CPUs and GPUs are not energy

Externí odkaz: https://explore.openaire.eu/search/publication?articleId=doi_________::85862be0457f5971793237962fd8c1ba
https://doi.org/10.1109/candar.2016.0078

Zobrazit plný text záznamu

Vyhledávací nástroje:

Upřesnit hledání