Zobrazeno 1 - 10
of 31
pro vyhledávání: '"T. Roggenbauer"'
Autor:
Ivan Puchades, T. Roggenbauer, Vishnu K. Khemka, Ronghua Zhu, M. Butner, V. Parthasarathy, Amitava Bose
Publikováno v:
IEEE Transactions on Semiconductor Manufacturing. 17:98-103
A novel nondestructive measurement technique is proposed to electrically monitor the depth of a trench etched in silicon for the purpose of process control in a manufacturing environment. A simple bipolar npn transistor can be constructed, the gain o
Publikováno v:
IEEE Transactions on Electron Devices. 49:1049-1058
Thermal and electrical destruction of 55 V single and double reduced surface field (RESURF) lateral double-diffused MOSFETs (LDMOSFETs) in smart power ICs are investigated by experiments, simulations, and theoretical modeling. Static safe operating a
Publikováno v:
ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..
In this paper we present an evaluation of trade-off capability between high-side capability and minority carrier injection into substrate in smart power technologies. While high-side capability is easier to accomplish on lightly doped p-type substrat
Autor:
R. Zhu, V. Parthasarathy, V. Khemka, A. Bose, T. Roggenbauer, G. Lee, B. Baumert, P. Hui, P. Rodriguez, D. Collins
Publikováno v:
ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..
Autor:
Z. Wu, V. Parthasarathy, P. Hui, Ivan Puchades, D. Collins, T. Roggenbauer, P. Rodriquez, Amitava Bose, Vishnu K. Khemka, Ronghua Zhu, M. Butner, J. Nivison
Publikováno v:
Digest. International Electron Devices Meeting.
Presents a 0.25/spl mu/m CMOS based smart power platform on a P++ substrate with a deep trench high-voltage isolation as a low-cost alternative to SOI in realizing significant analog shrink, reduction of substrate parasitics and 70V high-side capabil
Publikováno v:
International Conference on Microelectronic Test Structures, 2003..
A novel, non-destructive measurement technique has been used to electrically monitor the depth of a deep trench in a submicron smart power process. The ratio of the injected emitter current to the captured collector current in a parasitic bipolar tra
Publikováno v:
Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).
55 V high-side RESURF LDMOS has been integrated successfully in 0.35 /spl mu/m smart power technology by carefully arranging the lateral doping profile. This device has Rds.on/spl times/area of 0.55 m/spl Omega/.cm/sup 2/ with excellent safe operatin
Conference
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
G. Lee, P. Hui, P. Rodriguez, Amitava Bose, Ronghua Zhu, D. Collins, Vishnu K. Khemka, B. Baumert, V. Parthasarathy, T. Roggenbauer
Publikováno v:
IEE Proceedings - Circuits, Devices and Systems. 151:198
In this paper simultaneous optimization of 4.5-5.5V N and PMOS devices, 20-30V NLDMOS and NPN and PNP bipolar devices in a 0.25 /spl mu/m Smart Power Technology for portable wireless and consumer applications is discussed. With the addition of two de
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.