Zobrazeno 1 - 10
of 19
pro vyhledávání: '"Subramanian, Shiva"'
Autor:
Qi, Charles, Wang, Yi, Wang, Hui, Lu, Yang, Subramanian, Shiva Shankar, Cahill, Finola, Tuohy, Conall, Li, Victor, Qian, Xu, Crews, Darren, Wang, Ling, Roy, Shivaji, Deidda, Andrea, Power, Martin, Hanrahan, Niall, Richmond, Rick, Cheema, Umer, Raha, Arnab, Palla, Alessandro, Baugh, Gary, Mathaikutty, Deepak
State-of-art NPUs are typically architected as a self-contained sub-system with multiple heterogeneous hardware computing modules, and a dataflow-driven programming model. There lacks well-established methodology and tools in the industry to evaluate
Externí odkaz:
http://arxiv.org/abs/2303.10271
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Subramanian, Shiva Shankar
Although the Deterministic Finite Automata (DFA) is the preferred form to represent the signatures for high-speed Deep Packet Inspection, yet it is highly storage inefficient. This thesis presents a multi-layered indexing approach to compress the red
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=od_______518::007f691f77a6ad56af1cf45ceb8bd690
https://mediatum.ub.tum.de/doc/1464187/document.pdf
https://mediatum.ub.tum.de/doc/1464187/document.pdf
Publikováno v:
ASAP
Hardware acceleration of signature matching is essential to perform content aware networking at predictable rates in modern network processors. Existing hardware accelerators either cannot perform signature matching at predictable rates due to the st
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::8f16d2a8290b6f7baa5f41a8928e2c39
https://doi.org/10.1109/asap.2018.8445090
https://doi.org/10.1109/asap.2018.8445090
Publikováno v:
PDCAT
Member State Bitmask Technique (MSBT) is a hardware oriented transition compression technique which can compress the redundant transitions in a finite automaton. While the compressed automaton is stored in on-chip memories; a dedicated hardware accel
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::181ef6038672e4a5e4e948516e6d604e
https://doi.org/10.1109/pdcat.2017.00071
https://doi.org/10.1109/pdcat.2017.00071
Publikováno v:
ITNAC
Content aware networking will be an integral feature in the next generation Residential Gateway Routers (RGR). Signature matching is the most time critical operation in content aware networking. Improving broadband speed necessitates the need for har
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::03c37357032198b206f48af58775c70d
https://doi.org/10.1109/atnac.2016.7878812
https://doi.org/10.1109/atnac.2016.7878812
Publikováno v:
ISIC
Several industry trends and new applications have brought the residential gateway router (RGR) to the center of digital home with direct connectivity to the service provider's network. Increasing risks of network attacks have necessitated the need fo
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::802ac2d8e1d479e97b55acac4d9b39e3
https://doi.org/10.1109/isicir.2014.7029481
https://doi.org/10.1109/isicir.2014.7029481
Publikováno v:
2011 International Symposium on Integrated Circuits.
One of the biggest challenges today with Pre-silicon System-on-Chip verification is to stress out the SoC to uncover as many corner case design issues by injecting heavy real time data traffic into the system. The inherent efficiency and the performa
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::f79983d4e68b356ff0a1d592430c0e81
https://doi.org/10.1109/isicir.2011.6131936
https://doi.org/10.1109/isicir.2011.6131936
Publikováno v:
2014 International Symposium on Integrated Circuits (ISIC); 2014, p560-563, 4p
Publikováno v:
2011 13th International Symposium on Integrated Circuits (ISIC); 2011, p609-612, 4p