Zobrazeno 1 - 10
of 17
pro vyhledávání: '"Shyam Parthasarathy"'
Publikováno v:
2022 International Conference on Intelligent Innovations in Engineering and Technology (ICIIET).
Autor:
Rui Tze Toh, Shaoqiang Zhang, Hin Kiong Yap, Jen Shuang Wong, Diing Shenp Ang, Shyam Parthasarathy
Publikováno v:
IEEE Electron Device Letters. 39:1346-1349
Results specific to power amplifiers (PAs) designed using a SOI EDNMOS transistor free of kinks in ID-VD plane and high breakdown voltage are presented. The suppression of the drain current kink and improvement in breakdown voltage are achieved by th
Autor:
Shyam Parthasarathy, Kok Wai Johnny Chew, Madabusi Govindarajan, Shaoqiang Zhang, Rui Tze Toh, Jen Shuang Wong, Luis Audia, Diing Shenp Ang
Publikováno v:
2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).
Technology benchmarking results specific to power amplifiers (PA) application designed using extended drain NMOS (EDNMOS) on SOI is presented. Improved kink free conductance characteristics of this device leads to superior performance when the optimi
Autor:
Xi Sung Loo, Rui Tze Toh, Tao Sun, Kok Wai Johnny Chew, Jen Shuang Wong, Purakh Raj Verma, Shyam Parthasarathy, Shaoqiang Zhang
Publikováno v:
2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).
CMOS Silicon on Insulator (SOI) is now the technology of choice for RF switches in front end module systems. The emergence of 4G cellular systems with carrier aggregation has made the design of front end modules more complex. To take into account the
Autor:
Madabusi Govindarajan, Rui Tze Toh, Diing Shenp Ang, Shyam Parthasarathy, Tao Sun, Chao Song Zhu, Shaoqiang Zhang, Venkata Sudheer Nune, Yong Koo Yoo, Kok Wai Johnny Chew, Raj Verma Purakh, Jen Shuang Wong
Publikováno v:
2016 IEEE International Electron Devices Meeting (IEDM).
A novel approach to technology integration of system-on-chip RF Front-End Module (FEM) is presented. Device design to achieve best-in-class extended drain power mosfet (EDNMOS) with Ron of 1.6Ohm-mm and f T >39GHz is discussed. This is followed by an
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Autor:
Randy L. Wolf, Robert M. Rassel, Shyam Parthasarathy, Mccallum-Cook Ian, Hanyi Ding, K. Newton, Renata Camillo-Castillo, Anthony K. Stamper, Mark D. Jaffe, Alvin J. Joseph, James S. Dunn, Michael J. Zierak, Srikanth Srihari, Vibhor Jain, Nicholas Theodore Schmidt
Publikováno v:
2014 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM).
Autor:
Frederick G. Anderson, Robert A. Groves, Shyam Parthasarathy, Ananth Sundaram, Balaji Swaminathan, Randy L. Wolf
Publikováno v:
2010 International Electron Devices Meeting.
This paper describes a large signal Silicon on Insulator (SOI) substrate modeling methodology for high power circuit applications such as RF Switches. It is shown that the use of a varactor in place of a linear capacitor representing the buried oxide
Autor:
Michael Claus Olsen, Amit Ranjan Trivedi, Shyam Parthasarathy, Ali Tombak, Yogesh Singh Chauhan, Michael Carroll, Robert A. Groves, D. Kerr, P. Mason, Saurabh Sirohi
Publikováno v:
VLSI Design
A single-pole double-throw novel switch device in0.18¹m SOI complementary metal-oxide semiconductor(CMOS) process is developed for 0.9 Ghz wireless GSMsystems. The layout of the device is optimized keeping inmind the parameters of interest for the R