Zobrazeno 1 - 1
of 1
pro vyhledávání: '"Shashanka Pujari"'
Publikováno v:
2015 International Conference on Computing Communication Control and Automation.
Runtime Partial Reconfiguration (PR) of FPGA is an attractive feature which offers countless benefits across multiple industries. Xilinx has supported PR for many generation of devices. PR dynamically modified hardware portion of the device function