Zobrazeno 1 - 10
of 30
pro vyhledávání: '"S.S. Batth"'
Publikováno v:
Computer Networks. 53:596-612
Detection of multiple timing faults is a challenging task because these faults, although may be detectable individually, can mask each other's faulty behavior, making a faulty implementation under test (IUT) indistinguishable from a non-faulty one du
Publikováno v:
IEEE Transactions on Instrumentation and Measurement. 57:1102-1111
Inherent timing variables and constraints in communication protocols require new extended finite-state machine (EFSM) models to formally represent their behavior, particularly for test generation purposes. However, infeasible paths due to the conflic
Publikováno v:
IEEE Transactions on Computers. 57:274-288
A set of graph augmentation algorithms is introduced to model a class of timing faults in timed-EFSM models. It is shown that the test sequences generated based on our models can detect 1 -clock and n-clock timing faults and incorrect timer setting f
Publikováno v:
Lecture Notes in Computer Science ISBN: 9783540731955
FORTE
FORTE
In this paper, we apply our timing fault modeling strategy to writing formal specifications for communication protocols. Using the formal language of Specification and Description Language (SDL), we specify the Controller process of rail-road crossin
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::dd70d17af8a9ec0707f9e1a6aeed5a8b
https://doi.org/10.1007/978-3-540-73196-2_4
https://doi.org/10.1007/978-3-540-73196-2_4
Publikováno v:
2006 IEEE Instrumentation and Measurement Technology Conference Proceedings.
An implementation under test (IUT) can be formally described using finite-state machines (FSMs). Due to the presence of inherent timing constraints and variables in a communication protocol, an IUT is modeled more accurately by using extended finite-
Publikováno v:
2005 IEEE Instrumentationand Measurement Technology Conference Proceedings.
The classification and detection of single timing faults in timed FSMs are introduced. A graph augmentation method is used to formulate the detection models for timing faults. It is shown that, by using our graph augmentation models, a faulty IUT end
Publikováno v:
SIIT
Publikováno v:
Lecture Notes in Computer Science ISBN: 9783540260547
TestCom
TestCom
Multiple timing faults, although detectable individually, can hide each other’s faulty behavior making the faulty system indistinguishable from a non-faulty one. A set of graph augmentations are introduced for single timing faults. The fault detect
Externí odkaz:
https://explore.openaire.eu/search/publication?articleId=doi_________::4f0ee78801f4958ac2a6a122023de795
https://doi.org/10.1007/11430230_14
https://doi.org/10.1007/11430230_14
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.
Akademický článek
Tento výsledek nelze pro nepřihlášené uživatele zobrazit.
K zobrazení výsledku je třeba se přihlásit.
K zobrazení výsledku je třeba se přihlásit.